	EAST SEARCH	7/26/05
L# Hits	s Search String	Databases
S1 34984		EPO; JPO;
S2 21	S1 and ("test bench" with stimulus)	USPAT; EPO; JPO;
S3 478		USPAT; EPO; JPO;
S4 15	-	EPO; JPO; DERWENT;
S5 35		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S6 76	S1 and ("test bench" with model)	EPO; JPO; DERWENT;
S7 52	S3 and (captur\$3 with (output or sim	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S9 25		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S10 25		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S15 1		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S20 25	7 S3 and (direction\$5 or "pin data" or mask\$3 or cyclize\$1 or comment\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S28 20		EPO; JPO; DERWENT;
	S3 and (formatted with (pattern near2 file\$1))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
		USPAT; EPO; JPO;
		USPAT; EPO; JPO; DERWENT; !
2		USPAT; EPO;
•		USPAT; EPO;
-		USPAT; EPO; JPO; DERWENT;
S12 74		EPO;
S13 13	S3 and (automatic\$3 with generat\$3 with (test near2 pattern\$1))	USPAT; EPO; JPO; DERWENT;
S14 1	S3 and ("test bench" with communicat\$3 with (model or stimulus))	EPO; JPO; DERWENT; I
S16 11	S3 and ("test bench" with communicat\$3)	USPAT; EPO; JPO; DERWENT;
ņ		USPAT; EPO; JPO; DERWENT;
		USPAT; EPO; JPO; DERWENT;
S47 202	S45 and ("test bench")	USPAT; EPO; JPO;
S48 15	•	USPAT; EPO; JPO; DERWENT;
S49 885	i S45 and ("strobe timing" or "mixed signal" or "memory content")	USPAT; EPO; JPO; DERWENT; I
S50 42	-	USPAT; EPO;
-	S47 and S46	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
		USPAT;
S53 34464	_	JPO,
S54 · 66	S53 and ((tester or test\$3) with opcode\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB

EPO; JPO; DERWENT; IBM_TDB EPO; JPO; DERWENT; IBM_TDB	,	Abstract
US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	7/26/05	Issue Date Current OR 20050127 702/122 20040923 713/171 20040422 714/33 20040422 714/719 20030807 716/4 20030807 716/4 20020620 702/185 2004122 712/234 20040629 712/234 20040608 712/224 20040601 712/224 20040609 714/724 20011120 714/724 20010522 714/733 20010513 327/105 20010128 714/74 200010213 327/105 20010128 714/74 20001030 324/765 200010219 716/4 20000808 714/724 20000808 714/73
S53 and ("test bench") S54 and ("strobe timing" or "mixed signal" or "memory content") S55 and S54 S55 and S59 S57 or S56 or S54 S57 or S56 or S54 S57 and ((tester or "testing equipment") with opcode\$1)	Alex Koh et al. EAST SEARCH	Method and system for test data capture and compression for electronic device analysis Method and system for test data capture and compression for electronic device analysis Methods and apparatus for generating functional test programs by traversing a finite state mod Circuit and method for accelerating the test time of a serial access memory device Verification of embedded test structures in circuit designs Electronic device Method for producing test patterns for testing an integrated circuit Secured microcontroller architecture High-speed algorithmic pattern generator Microprocessor with branch-decrement instruction that provides a target and conditionally mod Microprocessor with instructions for shifting data responsive to a signed count value Microprocessor with instructions for shifting and dealing data Microprocessor with instruction for saturating and dealing data Single platform electronic tester Microprocessor with expand instruction for forming a mask from one bit Single platform electronic tester Integrated circuit tester having a disk drive per channel Method and structure for testing embedded cores based system-on-a-chip Built-in self-test controlled by a token network and method System and method for generating test program code simultaneously with data produced by A Analog clock module Integrated circuit tester with disk-based data streaming Apparatus and method for doubling speed of random events generator Instruction processing pattern generator controlling an integrated circuit tester Method for managing an instruction execution pipeline during debugging of a data processing s Asynchronous integrated circuit tester
S55 202 S56 15 S57 3 S59 885 S60 42 S58 66 S61 106 S62 4	09/847487	Results of search set S51: Document Kind Codes Title US 20050021275 A1 Metho US 20040187000 A1 Appa US 20040187000 A1 Appa US 20040187000 A1 Appa US 20030212935 A1 Circul US 20030079166 A1 Elect US 20030079166 A1 Elect US 2003007782 A1 Metho US 6834338 B1 Micro US 6834338 B1 Micro US 6757819 B1 Micro US 6757819 B1 Micro US 6757819 B1 Micro US 6745319 B1 Micro US 6671797 B1 Micro US 6671797 B1 Metho US 61797 B1 Analo US 6188253 B1 Analo US 6188253 B1 Analo US 6188253 B1 Analo US 6163874 A Appa US 6112298 A Metho US 6112298 A Metho US 6112298 A Async

US 6092225 A	Algorithmic pattern generator for integrated circuit tester	20000718 714/724
US 6081885 A	Method and apparatus for halting a processor and providing state visibility on a pipeline phase I	20000627 712/227
US 6065106 A	Resuming normal execution by restoring without refetching instructions in multi-word instruction	20000516 712/24
US 6055649 A	Processor test port with scan chains and data streaming	20000425 714/30
	Non-intrusive software breakpoints in a processor instruction execution pipeline	20000118 714/35
	Built-in self-test in a plurality of stages controlled by a token passing network and method	19991102 714/733
	Maintaining synchronism between a processor pipeline and subsystem pipelines during debugg	19991019 712/227
	Integrated circuit tester with cached vector memories	19990720 714/738
5894484	Integrated circuit tester with distributed instruction processing	19990413 714/738
5838694	Dual source data distribution system for integrated circuit tester	19981117 714/738
5831991	Methods and apparatus for electrically verifying a functional unit contained within an integrated i	19981103 714/724
	Method and apparatus for pseudo-direct access to embedded memories of a micro-controller	19981027 714/27
5805792	Emulation devices, systems, and methods	19980908 714/28
5805610	Virtual channel data distribution system for integrated circuit tester	19980908 714/738
5796974	Microcode patching apparatus and method	19980818 712/211
US 5774358 A	Method and apparatus for generating instruction/data streams employed to verify hardware im	19980630 700/86
5751729	Method and apparatus for efficient self testing of on-chip memory	19980512 714/718
5719880	On-chip operation for memories	19980217 714/733
5677913	Method and apparatus for efficient self testing of on-chip memory	19971014 714/720
5654698	Missile telemetry data interface circuit	19970805 340/870.01
US 5640509 A	Programmable built-in self-test function for an integrated circuit	19970617 714/42
US 5623503 A	Method and apparatus for partial-scan testing of a device using its boundary-scan port	19970422 714/727
5610826	Analog signal monitor circuit and method	19970311 702/117
	Missile telemetry data interface circuit	19970311 340/870.07
5596734	Method and apparatus for programming embedded memories of a variety of integrated circuits	19970121 710/5
5576980	Serializer circuit for loading and shifting out digitized analog signals	19961119 702/119
5428770	Single-chip microcontroller with efficient peripheral testability	19950627 714/733
5396170	Single chip IC tester architecture	19950307 324/158.1
	Dynamic process for the generation of biased pseudo-random test patterns for the functional v	19930413 714/739
5153509	System for testing internal nodes in receive and transmit FIFO's	19921006 324/73.1
5012180	System for testing internal nodes	
US 4933897 A	Method for designing a control sequencer	19900612 713/502
4797808	Microcomputer with self-test of macrocode	19890110 714/30
US 4754393 A	Single-chip programmable controller	19880628 712/234
4611320	Programmable testing analyzer	19860909 370/241
US 4490783 A	Microcomputer with self-test of microcode	19841225 712/227
4339819	Programmable sequence generator for in-circuit digital testing	
3648175 A	COMPUTER-ORIENTATED TEST SYSTEM HAVING DIGITAL MEASURING MEANS WITH A	19720307 324/115
US 20020163351 A RD 420018 A	Simulation output capturing method for testing integrated circuit manufacture, involves generati Bootstrap mode testing and debugging of integrated circuits - configuring onchip microcontrolle	2002110 <i>/</i> 19990410
		2